Kailash Sinha, P. Venkatesh, Sk Ahmed Pasha. “OPTIMIZED 64-BIT RADIX-16 BOOTH MULTIPLIER WITH ENHANCED PARTIAL PRODUCT REDUCTION FOR HIGH PERFORMANCE COMPUTING”. Journal of Computational Analysis and Applications (JoCAAA) 32, no. 2 (February 10, 2024): 77–84. Accessed August 10, 2026. https://www.eudoxuspress.com/index.php/pub/article/view/2062.