Sk Ahmed Pasha, D. Sumalatha, A. Venu Gopal (2023) “High-Performance Vedic Multiplier with Modified HSCG-SCG Adder for Low-Power and High-Speed Arithmetic Processing ”, Journal of Computational Analysis and Applications (JoCAAA), 31(1), pp. 248–256. Available at: https://www.eudoxuspress.com/index.php/pub/article/view/2046 (Accessed: 11 August 2026).