Pawan Kumar Singh. (2024). Scaling Gate-All-Around (GAA) Transistor Architectures for Sub-2nm AI Accelerators Using Atomically Thin 2D Materials . Journal of Computational Analysis and Applications (JoCAAA), 33(08), 9338–9350. Retrieved from https://www.eudoxuspress.com/index.php/pub/article/view/5713